

FIG. 1

FIG. 1




FIG. 2

LINEARIZER DIGITAL UNIT

ANALOG UNIT




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 10




FIG. 11




FIG. 12A

FIG. 12B




FIG. 13A

FIG. 13B

The diagram illustrates a distortion compensation system. It features a main feedback loop where an input signal is multiplied by a variable gain block labeled 'SW'. The output of 'SW' is then multiplied by a constant factor $1+j0$ before being added to the original input signal at a summing junction. This summing junction is part of a larger 'DISTORTION COMPENSATION SIGNAL UPDATE UNIT' (indicated by a dashed box). Inside this unit, the error signal (the difference between the original signal and the compensated signal) is processed through a series of blocks: a multiplier with a gain of μ VALUE, a multiplier with a gain of 35, and a subtractor. The output of this processing chain is fed back into the 'SW' block. Additionally, the error signal is fed into a 'Conj.' (conjugate) block, which also provides input to the 'DISTORTION COMPENSATION TABLE'. The 'DISTORTION COMPENSATION TABLE' outputs a signal that is multiplied by the error signal at another summing junction. The output of this second summing junction is fed into the 'CONVERGENCE JUDGMENT UNIT', which provides feedback to the 'SW' block and the 'DISTORTION COMPENSATION TABLE'.




FIG. 15

00005070.03441
FILED 0250860




FIG. 16

④